Sr. ASIC Design Engineer - Shanghai - China

The candidate for Sr. ASIC Design Engineer should meet the following criteria:


  • ASIC design for SoC and Switch in WiFi chip.
  • Participate in development of micro architecture specification and RTL implementation of digital blocks. Responsible for all phases of design including design, verification, synthesis, timing closure, power estimation, and DFT.
  • Work closely with the California teams.
  • Support chip tape-out and bring up.


  • At least 8 years ASIC design experience.
  • BS in Electrical Engineering (or equivalent) is a must have, MSEE is desired.
  • Familiar with Verilog and System Verilog.
  • Design experience in Switch, Gigabit Ethernet, DMA, CPU, and PCIe.
  • Design experience with bus protocol AXI, AHB, APB.
  • Working knowledge of networking protocols such as 802.3 and TCP/IP. 802.11 a plus.
  • Familiar with lint, CDC, formal verification methodologies.
  • Understanding of basic DFT concepts.
  • Hands on experience with synthesis and STA.
  • FPGA emulation experience a plus.
  • Good communication and problem solving skills.
  • Must be familiar with the ASIC design flow from specification to implementation through final tape-out sign-off.
  • Chip bring-up experience, including use of Logic Analyzer and Oscilloscope for debugging.
Principals only need apply. Please forward your resume to hr@quantenna.com. Please include the job title “Sr. ASIC Design Engineer - Shanghai” in the subject line.

Job Openings

Phoenix, Arizona

RF Analog Design Engineer

San Jose, California

Senior or Principal Engineer - Linux Kernel Networking & Device Drivers

Coordinator, Human Resources

Senior Product Line Manager, Marketing

Physical Design Manager

Customer Program Manager

Engineering Program Manager

Technical Account Manager

Senior AP Accountant

Hardware Engineer

SQA Manager/Lead

Manager/Director SQA

SQA Engineer

Communications System Architect/Director

Senior Characterization Engineer

Senior Director Software Development

Sr. Accountant

Communications System Engineer

PMTS, Baseband Verification

Senior Product Engineer

Senior Engineer, RF System

Sr. System Administrator

Wi-Fi MAC Architect

RF Analog Design Engineer

Senior/Staff Quality & Reliability Engineer

System Performance Optimization Engineer

Sr. Test Engineer/Manager

Senior FAE (SW)

Senior MTS

Sr. Manager / SW Architect – Applications Engineering

St. Petersburg, Russia

Director, Human Resources

Infrastructure Software Engineer

MAC System Engineer/Architect

SQA Engineer

SQA Manager/Lead

Wi-Fi System Software Engineer

Wireless System DSP Engineer

Wireless Network/Algorithm Engineer

Manager/Director SQA

Shanghai/Wuxi, China

SMTS, WMAC Verification - Shanghai

SMTS, Emulation Engineer - Shanghai

SMTS, Baseband Verification - Shanghai

ASIC Physical Design Engineer - Shanghai

ASIC SOC Verification Engineer - Shanghai

Sr. Software Engineer (PCIe Expert) – Shanghai

Software Engineer - Shanghai

SMTS, WMAC Design Engineer - Shanghai

SQA Engineer - Wuxi

Sr. ASIC Design Engineer - Shanghai

Sr. Design for Test Engineer - Shanghai

Sr. Software Engineer - Customer Engineering – Product Service

Sr. Software Engineer - Customer Engineering – Platform Expert

Sr. Software Engineer - Customer Engineering – Wi-Fi

Sydney, Australia

Software Engineer

Taipei, Taiwan

Sr. CQE, Operations

QA Manager, Taiwan

Sr. CQE Thermal Engineer