Senior Characterization Engineer - SanJose

Quantenna (Nasdaq: QTNA) is a global leader and innovator of high performance Wi-Fi solutions. Founded in 2006, Quantenna has demonstrated its leadership in Wi-Fi technologies with many industry firsts into the market. Quantenna continues to innovate with the mission to perfect Wi-Fi by establishing benchmarks for speed, range, efficiency and reliability. Quantenna takes a multidimensional approach, from silicon, system to software, to assess Wi-Fi networks and provides total solutions for service providers worldwide.

Key Responsibilities:

  • Performs Design Evaluation and PVT Characterization for Analog IPs through Test Chips on Lab Bench.
  • Derives Test Plans to validate the DUT for functional and electrical performance across Manufacturing Process, Voltage, and Temperature corners.
  • Correlates the results with Data Sheet / Spec / Simulation Data / Wafer or ATE Test results to conclude the observations & generates reports.
  • Prior experience in executing electrical compliance tests of any of the high speed protocols (Eg. USB, PCIe, MPI DPHY etc.,)
  • Prior Validation, Characterization experience of:
    • RF devices, understand all RX/TX/PLL parametric tests is a plus.
    • SerDes, DDR3/DDR4, MIPI DPHY through Lab Bench and exposure in using Lab Equipment’s like J-BERT, DDR3 / DDR4 Protocol Analyzers etc.,
  • Ability to develop & write test scripts to control test equipment, DUT to automate the test coverage and to process the characterization data of different PVT electrical parameters.
  • Awareness of analog, mixed signal System Design & ability to refer to schematics / board / BOM files.
  • Awareness of high speed signal integrity (SI) requirements and its impact on Validation / Char results.

Desired Skills & Experience:

  • Good understanding of analog and digital circuit fundamentals.
  • Good written, verbal communication & data analysis skills.
  • Proactive, Collaborative Skills to meet objectives by closing on cross Team dependencies.
  • Exposure to PVT characterization of any of:
    • Analog IPs like GPIO, ADC / DAC, PLL, Clock Generator, Linear Power ‘or’ buck regulator, USB2.0 etc.,
    • RF parametric tests such as OIP3, NF, IIP3, Phase Noise etc..
  • Decent proficiency of scripting language like Python & Knowledge of C.
  • Hands-on skills in using Oscilloscopes, Logic Analyzer, Bench Top Meters, Thermal Equipment, Spectrum Analyzer & awareness of Probing / inter connect methods.
  • Must enjoy working with test equipment and DUT (Device Under Test) boards in a lab environment for iterative PVT activities and to debug complex System level problems.
  • Ability to Generate Test Reports with correlation, observations, spotting problems and successes.


  • Bachelor’s or Master’s degree in Mechanical Engineering or Electrical Engineering (or similar).
  • 5-7 years of experience performing characterization of mixed-signal ICs and/or timing devices.
  • Excellent communication and problem-solving skills.
  • Strong programming and data analysis skills with ability to prototype hardware/software systems. Knowledge of LabWindow or Python is recommended.
Please send your resume to hr@quantenna.com. Please include the job title “Sr. Characterization Engineer” in the subject line.

Job Openings

Phoenix, Arizona

RF Analog Design Engineer

San Jose, California

Senior or Principal Engineer - Linux Kernel Networking & Device Drivers

Coordinator, Human Resources

Senior Product Line Manager, Marketing

Physical Design Manager

Customer Program Manager

Engineering Program Manager

Technical Account Manager

Senior AP Accountant

Hardware Engineer

SQA Manager/Lead

Manager/Director SQA

SQA Engineer

Communications System Architect/Director

Senior Characterization Engineer

Senior Director Software Development

Sr. Accountant

Communications System Engineer

PMTS, Baseband Verification

Senior Product Engineer

Senior Engineer, RF System

Sr. System Administrator

Wi-Fi MAC Architect

RF Analog Design Engineer

Senior/Staff Quality & Reliability Engineer

System Performance Optimization Engineer

Sr. Test Engineer/Manager

Senior FAE (SW)

Senior MTS

Sr. Manager / SW Architect – Applications Engineering

St. Petersburg, Russia

Director, Human Resources

Infrastructure Software Engineer

MAC System Engineer/Architect

SQA Engineer

SQA Manager/Lead

Wi-Fi System Software Engineer

Wireless System DSP Engineer

Wireless Network/Algorithm Engineer

Manager/Director SQA

Shanghai/Wuxi, China

SMTS, WMAC Verification - Shanghai

SMTS, Emulation Engineer - Shanghai

SMTS, Baseband Verification - Shanghai

ASIC Physical Design Engineer - Shanghai

ASIC SOC Verification Engineer - Shanghai

Sr. Software Engineer (PCIe Expert) – Shanghai

Software Engineer - Shanghai

SMTS, WMAC Design Engineer - Shanghai

SQA Engineer - Wuxi

Sr. ASIC Design Engineer - Shanghai

Sr. Design for Test Engineer - Shanghai

Sr. Software Engineer - Customer Engineering – Product Service

Sr. Software Engineer - Customer Engineering – Platform Expert

Sr. Software Engineer - Customer Engineering – Wi-Fi

Sydney, Australia

Software Engineer

Taipei, Taiwan

Sr. CQE, Operations

QA Manager, Taiwan

Sr. CQE Thermal Engineer